[Master Thesis] DESIGN OF AN ASIC CHIP FOR A CONTROLLER AREA NETWORK (CAN) PROTOCOL CONTROLLER

This thesis describes the design, simulation and ASIC implementation of a protocol controller for the Controller Area Network (CAN) 2.0A multi-master serial communication protocol. The CAN Controller designed will function as the interface between an application and the actual CAN bus. The RTL based design is implemented using Verilog HDL. Physical realizations of the design are obtained with Magma tools. Logic Equivalence is verified using Cadence Verplex. Simulations are made at each level to verify the implementations. The system was implemented in TSMC 0.13µm CMOS six metal process.

http://www.mediafire.com/file/a4jqac6kvhyy16z/%5BDESIGN_OF_AN_ASIC_CHIP_FOR_A_CONTROLLER_AREA_NETWORK_%28CAN%29_PROTOCOL.pdf

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out / Change )

Twitter picture

You are commenting using your Twitter account. Log Out / Change )

Facebook photo

You are commenting using your Facebook account. Log Out / Change )

Google+ photo

You are commenting using your Google+ account. Log Out / Change )

Connecting to %s