[Master thesis] An FPGA implementation of the advanced encryption standard with support for counter and feedback modes

137

http://www.mediafire.com/file/jwfb16kwlqnc8w3/A_FPGA_implementation_of_AES_with_support_for_counter_and_feedback_mode.pdf

 

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google+ photo

You are commenting using your Google+ account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s